4 Bit Comparator Design Based on Reversible Logic Gates
2013-06-03 15:45:59   来源:   评论:0 点击:

Abstract—Today, reversible logic circuits has attracted considerable attention in improving some fields like nanotechnology, quantum computing, and low power design. In this paper 4 bit reversible comparator based on classical logic circuit is represented which uses existing reversible gates. In this design we try to reduce optimization parameters like number of constant inputs, garbage outputs, and quantum cost. The results show that, the proposed comparator has 4 quantum cost and one constant input less than the prior design.

Index Terms—reversible gates; reversible comparator; quantum cost; constant inputs; garbage outputs

Cite: Soolmaz Abbasalizadeh, Behjat Forouzandeh, and Hossein Aghababa, "4 Bit Comparator Design Based on Reversible Logic Gates," Lecture Notes on Information Theory, Vol.1, No.3, pp. 86-88, Sept. 2013. doi: 10.12720/lnit.1.3.86-88
Array

相关热词搜索:

上一篇:First page
下一篇:Design Consideration for Configuration, Topology & Control Schemes of DSTATCOM Implemented on Distribution Systems

分享到: 收藏
评论排行